Latham, NY 12110 (518) 220-1850

Customer No.: 30449

CC:

Signature of Person Mailing Correspondence **Betty Zuelsdorf**

Alexandria, VA 22313-1450" [37 CFR 1.8(a)] on

09-02-2005

Typed or Printed Name of Person Mailing Correspondence

addressed to "Commissioner for Patents, P.O. Box 1450,

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO.: 6,917,662 B2
DATED: July 12, 2005
INVENTOR(S): Austin et al.

It is certified that an error appears or errors appear in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Column 2

Lines 4-6, delete "coupling one the output clock signal of one the frequency divider to a clock output of the programmable divider" and insert --coupling the output clock signal of one of the frequency dividers to a clock output of the programmable frequency divider-Lines 51-52, delete "a schematic a schematic diagram of a frequency a divide by 2" and insert --a schematic of a frequency divide by

Column 4

Line 10, delete "115 its output is" and insert --115 is-Line 56, delete "output (O)" and insert --output (O)--

Column 6

Line 60, delete "inverting P12" and insert --inverting P2--

Column 9

Line 58, delete "CLKINMAQXFREQ" and insert -- CLKINMAXFREQ--

Column 10

Line 59, delete "FIGS" and insert --FIG--

Line 60, delete "166" and insert -- 166--

Line 64, delete "166" and insert -- 166--

Column 11

Line 22, delete "Buffer 166" and insert -- Buffer 166--

Line 25., delete "buffer 166" and insert -- buffer 166 --

Column 12

Line 20, delete "off PFET T7 off" and insert --off PFET T7--

Line 37, delete "a schematic a schematic" and insert -- a schematic--

Line 60, after Line 60, insert the following two paragraphs:

-In Fig. 9, 2 divider 110 also includes a first inverting multiplexer 345A and a second inverting multiplexer 345B. The select input of inverting multiplexer 345A (345B) is coupled to RESET2, a first input of the inverting multiplexer is coupled to ground (VCC) and a second input of the inverting multiplexer is coupled to CLKINB (CLKIN). When RESET2 is high, the output of inverting multiplexer 345A is high (VCC) and the output of inverting multiplexer 345B is low (ground). When RESET2 is low, the output of inverting multiplexer 345A (345B) is inverted CLKINB (inverted CLKIN). The output of inverting multiplexer 345A is coupled to the gate of PFETs T16 and T19 and and NFET T25 (node P22). The output of inverting multiplexer 345B is coupled to the gate of NFETs T21 amd T18 and PFET T26 (node P23). The drain of PFET T26 and the source of NFET T25 are coupled to node P21. The source of PFET T26 and the drain of NFET T25 are coupled to gether to form a node P24 hence forming a transmission gate. The gates of PFETs T15 and T20 and NFETs T17 and T22 are coupled to node P24. The 2 divider 110 is completed by a pull down NFET [[T25]] T25, the drain of NFET T27 coupled to node P21, the source of NFET T27 coupled to ground, and the gate of NFET T27 coupled to RESET2. When RESET2 is high, NFET T27 is on and node P21 is pulled low. With node P21 low, CLKOUT2 is high and no division occurs.

MAILING ADDRESS OF SENDER (Please do not use customer number

PATENT NO. 6,917,662 B2

No. of additional copies

Jack P. Friedman, Ph.D. Reg. No. 44,588 Schmeiser, Olsen & Watts 3 Lear Jet Lane, Suite 201 Latham, NY 12110

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO. : 6,917,662 B2
DATED : July 12, 2005
INVENTOR(S): Austin et al.

It is certified that an error appears or errors appear in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Column 12

After Line 60, insertion continued:

In operation, when RESET2 is high, node P21 transitions to 0, node P22 transitions to 1 and node P23 transitions to 0, PFETs T16 and T20 and NFETs T18 and T22 are off, nodes P18 and P19 hang, NFET T25 and PFET T26 are on and P21=P24=0. When RESET2 transitions to 0 and if CLKIN=1 and CLKINB=0 then node P22=1, node P23=0, PFETs T16 and T20 and NFETs T18 and T22 are off, nodes P18 and P19 hang, NFET T 25 and PFET T26 are on and P21=P24=0. The 2 divider 110 is essentially a divide by 2 state machine for states which transition in the following order.--

Column 13

Line 14, delete "B24=1" and insert -- P24=1-

Column 14

Line 16, delete "a output" and insert -- an output--

Line 44, delete "geneating" and insert --generating--

Lines 65-67, delete "coupling one said output clock signal of one said frequency divider to a clock output of said programmable divider "and insert --coupling said output clock signal of one of said frequency dividers to a clock output of said programmable frequency dividers--

Column 15

Line 5, delete "output said" and insert --output of said-Line 30, delete "frquency" and insert --frequency--

MAILING ADDRESS OF SENDER (Please do not use customer number

PATENT NO. 6,917,662 B2

No. of additional copies

Jack P. Friedman, Ph.D. Reg. No. 44,688 Schmeiser, Olsen & Watts 3 Lear Jet Lane, Suite 201 Latham, New York 12110

SEP 1 3 2005.